about summary refs log tree commit diff
path: root/pkgs/applications/science/electronics
diff options
context:
space:
mode:
authorDaniel Schaefer <git@danielschaefer.me>2019-08-02 10:34:39 +0200
committerDaniel Schaefer <git@danielschaefer.me>2019-08-02 10:34:39 +0200
commit9c50ec61895eee4fe3f9cbcfd566fe95e82c8f2a (patch)
tree4cdd58c85c3eb0ebff15e9fc6a0c39fbfba3ce82 /pkgs/applications/science/electronics
parent8b3274178fa7b4a1d63a25cd64ec6a4a7b4599f4 (diff)
downloadnixlib-9c50ec61895eee4fe3f9cbcfd566fe95e82c8f2a.tar
nixlib-9c50ec61895eee4fe3f9cbcfd566fe95e82c8f2a.tar.gz
nixlib-9c50ec61895eee4fe3f9cbcfd566fe95e82c8f2a.tar.bz2
nixlib-9c50ec61895eee4fe3f9cbcfd566fe95e82c8f2a.tar.lz
nixlib-9c50ec61895eee4fe3f9cbcfd566fe95e82c8f2a.tar.xz
nixlib-9c50ec61895eee4fe3f9cbcfd566fe95e82c8f2a.tar.zst
nixlib-9c50ec61895eee4fe3f9cbcfd566fe95e82c8f2a.zip
verilog: Add optional dependencies
Increases the closure size by just 4MB.
Diffstat (limited to 'pkgs/applications/science/electronics')
-rw-r--r--pkgs/applications/science/electronics/verilog/default.nix13
1 files changed, 11 insertions, 2 deletions
diff --git a/pkgs/applications/science/electronics/verilog/default.nix b/pkgs/applications/science/electronics/verilog/default.nix
index 1f8f966b33c7..f850a1bf94df 100644
--- a/pkgs/applications/science/electronics/verilog/default.nix
+++ b/pkgs/applications/science/electronics/verilog/default.nix
@@ -1,4 +1,6 @@
-{ stdenv, fetchFromGitHub, autoconf, gperf, flex, bison }:
+{ stdenv, fetchFromGitHub, autoconf, gperf, flex, bison, readline, ncurses
+, bzip2, zlib
+}:
 
 stdenv.mkDerivation rec {
   pname = "iverilog";
@@ -13,12 +15,19 @@ stdenv.mkDerivation rec {
 
   enableParallelBuilding = true;
 
+  prePatch = ''
+    substituteInPlace configure.in \
+      --replace "AC_CHECK_LIB(termcap, tputs)" "AC_CHECK_LIB(termcap, tputs)"
+  '';
+
   preConfigure = ''
     chmod +x $PWD/autoconf.sh
     $PWD/autoconf.sh
   '';
 
-  buildInputs = [ autoconf gperf flex bison ];
+  nativeBuildInputs = [ autoconf gperf flex bison ];
+
+  buildInputs = [ readline ncurses bzip2 zlib ];
 
   meta = with stdenv.lib; {
     description = "Icarus Verilog compiler";